Home Explore Help
Register Sign In
FreifunkHochstift
/
gluon
6
0
Fork 0
Files Issues 0 Pull Requests 0
Tree: 92118cf1d0
Branches Tags
gluon
/
patches
/
openwrt
/
0061-ar71xx-Use-private-version-of-ath79_setup_qca955x_eth_cfg-for-MR1750.patch

0061-ar71xx-Use-private-version-of-ath79_setup_qca955x_eth_cfg-for-MR1750.patch 1.9 KB
History Raw

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758 
  1. From: Sven Eckelmann <sven.eckelmann@open-mesh.com>
    2. 

  2. Date: Wed, 23 Mar 2016 12:52:12 +0000
    3. 

  3. Subject: ar71xx: Use private version of ath79_setup_qca955x_eth_cfg for MR1750
    4. 

  4. 

  5. The MR1750 must unset some bits in ETH_CFG which were set by u-boot to work
    6. 

  6. correctly under OpenWrt. But the global function
    7. 

  7. ath79_setup_qca955x_eth_cfg will not unset all of them to increase the
    8. 

  8. backward compatiblity with older mach-* files. A private (simplified)
    9. 

  9. version for MR1750 can be used instead.
    10. 

  10. 

  11. Signed-off-by: Sven Eckelmann <sven.eckelmann@open-mesh.com>
    12. 

  12. 

  13. Backport of r49070
    14. 

  14. 

  15. Forwarded: https://patchwork.ozlabs.org/patch/624188/
    16. 

  16. 

  17. diff --git a/target/linux/ar71xx/files/arch/mips/ath79/mach-mr1750.c b/target/linux/ar71xx/files/arch/mips/ath79/mach-mr1750.c
    18. 

  18. index f9e45bd..e3c04e7 100644
    19. 

  19. --- a/target/linux/ar71xx/files/arch/mips/ath79/mach-mr1750.c
    20. 

  20. +++ b/target/linux/ar71xx/files/arch/mips/ath79/mach-mr1750.c
    21. 

  21. @@ -108,6 +108,28 @@ static struct mdio_board_info mr1750_mdio0_info[] = {
    22. 

  22.  	},
    23. 

  23.  };
    24. 

  24.  
    25. 

  25. +static void __init mr1750_setup_qca955x_eth_cfg(u32 mask,
    26. 

  26. +						unsigned int rxd,
    27. 

  27. +						unsigned int rxdv,
    28. 

  28. +						unsigned int txd,
    29. 

  29. +						unsigned int txe)
    30. 

  30. +{
    31. 

  31. +	void __iomem *base;
    32. 

  32. +	u32 t;
    33. 

  33. +
    34. 

  34. +	base = ioremap(QCA955X_GMAC_BASE, QCA955X_GMAC_SIZE);
    35. 

  35. +
    36. 

  36. +	t = mask;
    37. 

  37. +	t |= rxd << QCA955X_ETH_CFG_RXD_DELAY_SHIFT;
    38. 

  38. +	t |= rxdv << QCA955X_ETH_CFG_RDV_DELAY_SHIFT;
    39. 

  39. +	t |= txd << QCA955X_ETH_CFG_TXD_DELAY_SHIFT;
    40. 

  40. +	t |= txe << QCA955X_ETH_CFG_TXE_DELAY_SHIFT;
    41. 

  41. +
    42. 

  42. +	__raw_writel(t, base + QCA955X_GMAC_REG_ETH_CFG);
    43. 

  43. +
    44. 

  44. +	iounmap(base);
    45. 

  45. +}
    46. 

  46. +
    47. 

  47.  static void __init mr1750_setup(void)
    48. 

  48.  {
    49. 

  49.  	u8 *art = (u8 *)KSEG1ADDR(0x1fff0000);
    50. 

  50. @@ -129,7 +151,7 @@ static void __init mr1750_setup(void)
    51. 

  51.  	ath79_register_wmac(art + MR1750_WMAC_CALDATA_OFFSET, mac);
    52. 

  52.  	ath79_register_pci();
    53. 

  53.  
    54. 

  54. -	ath79_setup_qca955x_eth_cfg(QCA955X_ETH_CFG_RGMII_EN);
    55. 

  55. +	mr1750_setup_qca955x_eth_cfg(QCA955X_ETH_CFG_RGMII_EN, 3, 3, 0, 0);
    56. 

  56.  	ath79_register_mdio(0, 0x0);
    57. 

  57.  
    58. 

  58.  	mdiobus_register_board_info(mr1750_mdio0_info,
    59.